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(57) ABSTRACT
Acircuit and method for generating a signal is disclosed. The
circuit includes a set of wide tuning LC tanks, a set of core
transistors cross coupledto the set of wide tuning LC tanks,
and a combining network coupled to the set ofwide tuning LC
tanks andtheset of core transistors. The combining network
further includes a set of inputs connected to the set of wide
tuning LC tanks andtheset of core transistors, a set of cou-
pling transistors connected totheset of inputs, a set of source
inductors connectedto the set of coupling transistors, a cou-
pling capacitor connectedto the set of source inductors, a load
resistor connected to the coupling capacitor. The combining
network combinesthe set ofinputs andthe signal is delivered
to the load resistor as a fourth order harmonic.
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QUADRATURE LC VCO WITH PASSIVE
COUPLINGAND PHASE COMBINING
NETWORK
FIELD OF THE INVENTION
The present invention relates to electromagnetic signal
generation.In particular, the present invention relates to elec-
tromagnetic signal generation using voltage controlled oscil-
lators.
BACKGROUND OF THE INVENTION
Electro-magnetic waves in the millimeter and sub-milli-
meter wave frequency range, from 100 to 1000 GHz, are
being utilized in fast-scan rotational spectroscopy for detec-
tion and identification of gas molecules. This technique is
used for monitoring indoor air quality, gas leaks, human
breath, and others for a wide variety ofmedical, security, and
safety applications. Advancesofthe high frequency capabil-
ity of CMOShave madeit possible to consider CMOSas an
affordable means for implementing the electronics for these
spectroscopy systems, in which a signal generation circuit
operating at 100 GHz and higher with an ultra-wide fre-
quency tuning range, approximately 50%, is a key compo-
nent. The rotational spectroscopy application is particularly
well suited for CMOS implementation because it requires
only a few micro-watt of transmitted power to avoid the
saturation of molecules. This is significantly different from
communication or radar applications in which high transmit-
ted poweris needed.
Recently, numerous millimeter-wave CMOSsignal gen-
eration circuits/LC oscillators have been reported. Thesecir-
cuits are categorized into three groups based on their focus.
The first group generates signals at frequencies as high as
possible. For example, a 300-GHz fundamental modeVCO in
65-nm CMOSdemonstratedthat the fundamentaloscillation
frequency ofan oscillator approachesthef,,,,.. oftechnology.
By employing a frequency multiplication technique in con-
junction with an oscillator, signals are generated beyondf,,,.,..
Asanother example, 553-GHz signal was generated by using
a 4-push technique in 45-nm CMOS. The second group
increases the tuning range while minimizing phase noise
degradation. For example, a 57.5-90.1 GHz oscillator with a
44% tuning range was achieved by using a magnetically-
tuned multi-mode technique. The third group is focused on
increasing the output power. For example, a 283-to-296-GHz
VCO in 65-nm CMOSwith 0.76 mW peak output power has
been demonstrated. Using a triple-push technique, the output
powerofthis CMOSsignal generation circuit is significantly
improved near the sub-millimeter wave frequencies.
However,all reported wide tuning millimeter wave CMOS
signal generation circuits with a frequency tuning range
larger than 20% operate below 90 GHz. At 100 GHz, the
tuning range has been limited to less than 11%, which is far
below the desired range. Therefore, there is a need in the art to
dramatically increase the tuning range of signal generation
circuits with output frequency greater than 100 GHz. Thereis
a needin theart for a CMOSsignal generation circuit having
an approximately 50% frequency tuning range withouta fre-
quency gap.
SUMMARY
In a preferred embodiment, a circuit and method for gen-
erating a signalis disclosed. The circuit includesa set ofwide
tuning LC tanks, a set of core transistors cross coupled to the
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set of wide tuning LC tanks, and a combining network
coupled to the set ofwide tuning LC tank andthe set of core
transistors. The combining network further includes a set of
inputs connectedto the set ofwide tuning LC tanks andthe set
of core transistors, a set of coupling transistors connected to
the set of inputs, a set of source inductors connectedto the set
of coupling transistors, a coupling capacitor connected to the
set of source inductors, a load resistor connected to the cou-
pling capacitor. The combining network couplesthe set ofLC
tanks to generate a set ofquadrature signals, combines the set
of the quadrature signals, and the combined signal is deliv-
eredto the load resistor as a fourth order harmonic.
In another embodiment, the circuit does not includethe set
of source inductors.
In a preferred embodiment, the method includesthe steps
ofinjecting a set ofvoltagesinto the set ofinputs, mixing each
voltage ofthe set ofvoltages with a square wave in 90 degree
phaseshift to create a set ofmixed voltages, linearly combin-
ing the set of mixed voltages into a combined voltage, and
delivering the combinedvoltage to the loadresistor at a fourth
harmonic frequency.
BRIEF DESCRIPTION OF THE DRAWINGS
In the detailed description presented below, reference is
made to the accompanying drawings.
FIG. 1 is a schematic of a signal generation circuit for
rotational spectroscopy of a preferred embodiment.
FIG. 2A is acircuitdiagram ofa signal generation circuit of
a preferred embodiment.
FIG. 2Bis acircuit diagram ofa signal generation circuit of
a preferred embodiment.
FIG. 3 is a schematic layout of a signal generation of a
preferred embodiment.
FIG.4 is acircuit diagram ofa phase combining network of
a preferred embodimentanda biastee.
FIG. 5A is a circuit diagram of a quadrature coupling and
phase combining network of a preferred embodiment.
FIG. 5B is a simplified circuit diagram of a quadrature
coupling and phase combining network of a preferred
embodiment.
FIG.6 is a flowchart of a method for quadrature mixing for
frequency multiplication.
FIG.7 is a graph offundamental to fourth harmonic power
conversion loss versus R,;/R5.
FIG.8 is a graph offundamental to fourth harmonic power
conversion loss versus phase shift between the drain and gate
voltages of a switch.
FIG. 9 is a graph of a simulated waveform of a source
current through a coupling transistor of a preferred embodi-
ment.
FIG. 10 is a graph of a simulated voltage waveform at a
combining node of a preferred embodiment.
FIG. 11 is a graph of a simulated output frequency and
powerversus Weop;/We.
FIG. 12A is a schematic of an injection current phase
optimization of a preferred embodiment.
FIG. 12Bis a phasor diagram ofan injection current phase
optimization of a preferred embodiment.
FIG. 13 is a graph ofa simulated output power versus L,in
four inductor bands.
FIG. 14A is a graph of harmonic power conversion ratio
versus amplitude mismatch.
FIG. 14B is a graph of harmonic powerconversion ratio
versus phase mismatch.
FIG.15 is a die photograph ofa signal generation circuit of
a preferred embodiment.
US 9,257,939 B1
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FIG.16is a butterfly layout of a set of source inductors of
a signal generation circuit of a preferred embodiment.
FIG. 17 is a schematic of a measurement setup ofW-band
and D-band.
FIG. 18 is a graph ofa measured frequency tuning range of
a signal generation circuit of a preferred embodiment.
FIG. 19 is a graph of a measured and a simulated output
poweracross all frequencies.
FIG. 20 is a graph of a measured phase noise plot for a
127-GHzcarrier.
FIG. 21 is a graph of a measured phase noise at 10 MHz
offset across all frequencies.
DETAILED DESCRIPTION
Realizing a frequency tuning range of50% at 100 GHz and
higher desired for rotational spectroscopy is challenging for
any electronic technologies including CMOS.Thedifficulty
is due to the trade-off between frequency tuning and opera-
tion frequency arising from the fact that the capacitance of
transistors needed to sustain operation becomesan increasing
portion of the capacitance of LC tank that determines the
operation frequency. This tradeoff is exacerbated by the fact
that the quality factor of varactors and the parasitic capaci-
tance of transistors degrade with frequency increases, which
further increases the width of transistors needed to sustain
oscillation and thus their capacitance. Because of this, most
of CMOSsignal generation circuits with fundamental oscil-
lation frequencies above 90 GHz use small varactors or no
varactors. Recently, magnetic frequency tuning techniques
based on transformers and varactors have been used to dem-
onstrate a 57.5-90.1 GHz oscillator. However, the design
complexity of on-chip transformers quite often results in
frequency tuning gaps.
These limitations are mitigated by generating signals at
relatively lower frequencies at first, where ultra wide fre-
quency tuning is easier to achieve. Then, proper broadband
frequency multiplication techniques are applied to generate
signals at the desired frequencies. Since frequency multipli-
cation adds loss, generation of the signal at as high of fre-
quencyas possible is critical.
Referring to FIG. 1, frequency generator 100 suitable for
the 180-300 GHzrotational spectroscopy is described. Cir-
cuit 101 includes VCO tank 102 operating at low end of the
millimeter wave frequency range generates fundamentalsig-
nals at 22.5 to 37.5 GHz. VCOtanks 103 and 104 are mutually
coupled with passive quadrature coupling and phase combin-
ing network 105 to generate signal 106. Signal 106 is a
4th-order harmonicat frequencies between 90 and 150 GHz.
In one embodiment, signal 106 is further amplified by
broadband amplifier 107 connected to combining network
105 and the frequency doubled with frequency doubler 108
connected to broadband amplifier 107 to finally generate the
signals at approximately 180 GHzto approximately 300 GHz
at connected antenna 109. For frequency synthesis, phase-
locked loop 110 is connected between VCO tank 104 and
combining network 105 and implementedto lock the funda-
mental output ofVCO tank 104.
Frequency generator 100 not only relaxes the requirement
on high-frequency wide-tuning oscillator design, but also
mitigates the PLL design challenges since the 180-300 GHz
signals do not need to be directly locked.
Other than the 50% tuning range, the required phase noise
should be lower than -88 dBce/Hz at 10-MHzoffset for a 120
GHzcarrier, and the signal power should be -20 to -30 dBm,
both specifications are significantly relaxed comparedto that
of other millimeter wave applications such as 60 GHz com-
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munication. The phase noise specification is relatedto the line
width or resolution of spectrum. The signal power should be
lower than approximately -20 dBm to avoid saturation of
molecules. These specifications are empirically derived from
the characteristics of components in sub-millimeter spec-
trometers.
Referring to FIG. 2A in a preferred embodiment, circuit
101 will be further described as signal generation circuit 200.
Voltage (Vp) 201 is connected to wide tuning LC tanks 202
and 203. Wide tuning LC tank 202 includes variable inductor
204 and varactor 205. Wide tuning LC tank 203 includes
variable inductor 206 and varactor 207. Wide tuning LC tank
202 is connected to cross-coupled core transistors (M., and
M,.,) 208 and 209 and quadrature coupled through coupling
and phase combining network 223. Wide tuning LC tank 203
is connected to cross-coupled core transistors (M.; and M,,)
210 and 211 quadrature coupled through coupling and phase
combining network 223. Coupling and phase combining net-
work 223 includes transistors (M-p;,-4) 212, 213, 214, and
215 and source inductors (L<,_,) 216, 217, 218, and 219,
coupling capacitor (C,.) 220 andloadresistor (R,) 221. Tran-
sistor (Mcp,) 212 is connected to source inductor (L,,) 216.
Source inductor (L,,) 216 is connected to combining node
229. Transistor (Mcp;>) 213 is connected source inductor
(Ls) 217. Source inductor (L,,) 217 is connected to combin-
ing node 229. Transistor (Mcp,;3) 214 is connected to source
inductor (L,,) 218. Source inductor (L,,) 218 is connected to
combining node 229. Transistor (M_p;4) 215 is connected to
source inductor (L.<,) 219. Source inductor (L.,) 219 is con-
nected to combining node 229. Coupling capacitor (C,,) 220
is connected to combining node 229. Loadresistor (R;) 221 is
connected to coupling capacitor (C.) 220. Input port (Q+)
225 is connected to transistors 212 and 215,core transistors
208 and 209, and wide tuning LC tank 202. Input port (1+) 226
is connected to transistors 212 and 214, core transistors 210
and 211, and wide tuning LC tank 203. Input port (Q—) 227 is
connectedto transistors 213 and 214,core transistors 208 and
209, and wide tuning LC tank 202. Input port (I-) 228 is
connectedto transistors 213 and 215,core transistors 210 and
211, and wide tuning LC tank 203.
In a preferred embodiment, source inductors (L<,_4) 216,
217, 218, and 219 consumenode bias current. The generated
4th-order harmonics are combined and ac-coupled to a
50-ohm resistance for load resistor (R,) 221 through a 300-fF
capacitance for coupling capacitor (C,) 220. Coupling and
phase combining network 223 provides two functions: har-
monic generation and quadrature coupling, without de con-
sumption and low noise. Source inductors 216, 217, 218, and
219 cancel out part of a current phase shift from the coupling
transistors 212, 213, 214, and 215,to the core transistors 208,
209, 210, and 211,as will be further described below.
Ina preferred embodiment, signal generation circuit 200 is
fabricated in 65-nm bulk CMOSand generates signals with a
measured output powerlevel of -15 to -23 dBm and phase
noise of -108 to -102 dBc/Hz at 10-MHzoffset. The phase
noise performance exceeds the rotational spectroscopy
requirement by more than 10 dB. Signal generation circuit
200 has at least 4x wider tuning range than the conventional
CMOScircuits that operate above 90 GHz, and has more than
5 dB higher output power and 2 dB lowerphase noise than
those of the 57.5 to 90.1 GHz fundamental CMOSoscillator
at the same output frequencies (85 to 90 GHz) and power
efficiency.
In a preferred embodiment, signal generation circuit 200
outputs signals from approximately 90 GHz to approximately
150 GHz for an approximate 50% frequency tuning range
without a frequency gap.
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Referring to FIG. 2B in another embodiment, signal gen-
eration circuit 222 eliminates source inductors (L.,_,) 216,
217, 218, and 219. Coupling and phase combining network
224 includes transistors (Mcp;_4) 212, 213, 214, and 215,
coupling capacitor (C,,) 220 and loadresistor (R,) 221. The
remainder of signal generation circuit 222 is the same as
signal generation circuit 200.
Referring to FIG. 3, each ofwide tuning LC tanks 202 and
203 will be further described as oscillator 300. Oscillator 300
includes a 3-bit binary-weighted accumulation-mode MOS
varactor bank 301 connected to an NMOSswitch-based tun-
able differential inductor 302 that reduces VCO gain while
increasing frequency tuning. Switch-based tunable differen-
tial inductor 302 is formed by cascading four inductor sec-
tions 303, 304, 305, and 306 with three NMOSswitches 307,
308, and 309 connected between two adjacent sections.
Inductor section 303 is connected to center tap 312. Switch
307 is connectedto inductorsection 303. Inductor section 304
is connected to switch 307. Switch 308 is connected to induc-
tor section 304. Inductor section 305 is connected to switch
308. Switch 309 is connected to inductor section 305. Induc-
tor section 306 is connected to switch 309 andto differential
port 310.
Layout 311 ofthe NMOSswitch-based tunable differential
inductor 302 is also depicted. Since the effective tank induc-
tance looking into differential port 310 mostly relies on the
self-inductance of each section rather than mutual induc-
tance, switch-based tunable differential inductor 302 is
straightforward to design and implement. Moreover, since
switches 307, 308, and 309 are on differential nodes, the
effective series resistance adding to the tank inductance is
only half of the on-resistance of NMOSswitches 307, 308,
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The numberofinductor frequency bands (N) is determined
bythe desired frequency tuningratio (f,,,,/f,,,,,,) and the maxi-
mum-to-minimum tank capacitance ratio (Cya,%max!Connie): fad! 224 Cron ma!Crant_mn, 2180 determine thedesired inductance ratio for adjacent inductor frequency
bands(L,/L,,,,). Their relationships are
Eq. 1Snax ‘4
Frnin
_ tn
Liv
  Ctank_maxaa ()'
Since the oscillation frequency range target was 22.5 to
37.5 GHz, and the accumulation-mode MOSvaractor used
has a maximum-to-minimum capacitanceratio of3, the num-
ber of inductor frequency bands is set to 4. The minimum
required Co.maxCrank_min tank capacitanceis 1.3. The tank
capacitanceratio and the varactor tuningratio of 3 allows the
use ofa larger cross-coupled NMOSpair to provide sufficient
gain for compensating the tank loss, and frequency overlap
between adjacent inductor frequency bands.
By applying different settings for switches 307, 308 and
309, four different oscillator frequency bands are formed,
resulting in four different effective tank inductances. The
differential inductance and Q-factors in each frequency band
were simulated and modeled using a 3-D EM simulator,
ANSYSHESS.Since the thickness of a top copper layer in
the processis less than 1 um, the switched differential induc-
tor trace was implemented using an aluminum pad layer
stacked with the top copperlayerto increase its Q-factor. The
switch settings for the different frequency bands and their
simulated inductance and Q-factors, as well as the overall
tank Q are summarized in Table 1 below.
Crank_min
TABLE1
 
INDUCTOR BAND SETTINGS, SIMULATED INDUCTANCE AND Q-FACTORS
 
Differential Simulated
Inductor Switch Inductor’s Simulated Simulated
Setting Simulated Q-factor Inductor’s Tank’s
Switch Switch Switch Diff.Ind. (Stacked M7 Q-factor lowest
Band 307 308 309 (pH) and ALCAP) (M7 only) Q-factor
Band1 Off Off Off 300 8.8 @ 23 GHz 7 @ 23 GHz 5 @ 23 GHz
Band2 On Off Off 233 8.6 @27 GHz 7.2 @ 27 GHz 4 @ 27 GHz
Band3 On On Off 181 9.7 @32 GHz 83 @32GHz 3.5 @32 GHz
Band4 On On On 140 10.3 @ 36 GHz 8.9@36GHz 3.3 @36 GHz
and 309, which helps to mitigate the Q degradation. The An inductor without switches has Q-factor of 15. With
choice of the switch size for NMOS switches 307, 308, and 5, switches, the inductor’s effective Q-factor degrades to about
309 is a trade-offbetween tank-Q and frequency tuning range.
A larger switch has smaller on-resistance, but larger parasitic
capacitance. A small on-resistance helps to mitigate the
inductor’s Q degradation, but large parasitic capacitance will
prevent the switch to be fully turned off, thus limit the fre-
quency tuning. Each ofNMOSswitches 307, 308, and 309 is
sized to have 5 Q on-resistance so that the degradation of the
inductor’s Q is not a dominantfactor of the overall tank Q
degradation, while the parasitic capacitance from NMOS
switches 307, 308, and 309 will not significantly affect the
frequency tuning. NMOS switches 307, 308, and 309 are
biased at halfVDD 313 and have a small voltage swing across
NMOSswitches 307, 308, and 309 whenturned on, so that
NMOSswitches 307, 308, and 309 do not need to have gate
voltage over VDD 313. A 2.2 V gate voltage is applied for
NMOSswitches 307, 308, and 309 to ensure the switches
have a minimum on-resistance in all circumstances.
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9 to 10. The effective Q-factor of the switched inductor is
approximately flat over the frequency bands. Thisis due to the
Q-factor ofthe inductor is higher at higher frequency and the
switch resistance accounts for a bigger portion of the overall
series resistance for higher frequency band. The overall tank
Q is about 3.3 to 5. The dominant factor for the tank-Q
degradation at higher frequency band is from varactor bank
301.
Coupling and phase combining networks 223 and 224 pro-
vide mutual injection locking paths between tanks 202 and
203, and tanks 202 and 203 to run in quadrature phases,
similar to that in conventional transistor-coupled quadrature
VCO’s. However, coupling and phase combining networks
223 and 224 do not require DC power. This not only reduces
the power consumptionbut also reduces phase noise, because
the coupling transistors with zero bias contribute the mini-
US 9,257,939 B1
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mum noise to the oscillator tanks. More importantly, this
passive combining eliminates the need for a broadband bias
tee.
Referring to FIG. 4, combining network 400 includestran-
sistors (Mcp;;.4) 401, 402, 403, and 404, bias tee 405, and
load resistance (R,) 407. Bias tee 405 has inductance (L) 408
and coupling capacitance (C,.) 409. In this example, induc-
tance (L) 408 needs to be at least 1 nH to provide impedance
of 600 ohmsat 100 GHzand shouldbe low loss. The bias tee
inductance (L) 408 andthe parasitic capacitance (C,,,,.) 406
associated with the combining node form an LC tank that
limits the signal bandwidth and increases the frequency
dependence of output power. Therefore, it is highly desirable
to not use on-chip bias tee 405. Coupling and phase combin-
ing networks 223 and 224 simply and completely bypass this
problem.
In a preferred embodiment, coupling and phase combining
network 223 is considered as a passive quadrature-phase sub-
harmonic mixer that performs 4x frequency multiplication.
Referring to FIG. 5A, coupling and phase combiningnet-
work 223 is redrawn as network 500 to simplify and show the
mixing effect. Network 500 includes coupling transistors
(Mepr1-4) 501, 502, 503, and 504, source inductors (L.,_4)
505, 506, 507, and 508 connected at coupling node 509,
coupling capacitance (C,.) 510 and load resistance (R,) 511.
Referring to FIG. 5B, network 500 is further simplified and
redrawn as network 512 where coupling transistors (M-p;;_4)
501, 502, 503, and 504 are replacedby ideal switches (SW,_,)
513, 514, 515, and 516. An ideal switch turns on when the
switch control voltageis larger than zero, andit also has zero
on-resistance and infinite off-resistance. Source inductors
(Ls,.4) 505, 506, 507, and 508 are removed. The four input
ports Q+, I-, Q-, and I+ are driven by four voltage sources,
each with source resistance of R, and network 512 delivers
powerto load resistance (R,) 530 on combining node 529.
Input port (Q+) 517 is driven by voltage source 518 with
source resistance (R,) 519. Input port (I-) 520 is driven by
voltage source 521 with sourceresistance (R,) 522. Input port
(Q-) 523 is driven by voltage source 524 with sourceresis-
tance (R,) 525. Input port (I+) 526 is driven by voltage source
527 with source resistance (R,) 528.
Assuming voltage sources 518, 521, 524, and 527 have
signal amplitude ofA at frequency w with quadrature phases,
Le.,
Vo, 2 A-sin(wr)
Vo_:A-sin(wt— x)
Vita -sin{wor - =),
xVeiA * Sin(@ot — 3)
The output voltage waveformsofeach of switches (SW,_,)
513, 514, 515, and 516 will be a product of a sine wave anda
square wave, from 0 to 1, with a quadrature phaserelative to
the sine wave. By using the Fourier series representation of
square wave, the output of switches (SW,_,) 513, 514, 515,
and 516 can be expressed as
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Eq. 3
V, = A-sin(wr)
 
52DTianDer)
Vp = A-sinfeot — 5aaTeoin- L(@r-|
+23) ghpsalm nfor-S))
; sin((2n— rye]1 2< 13* ey mal
V3; = A-sin(wr—5
 
.- =)Va=A- sinleo 5
 
Because at any given time, two of switches (SW,_,) 513,
514, 515, and 516 are simultaneously turned on, the overall
voltage at combining node 529 will be the summation of the
voltages from the two voltage sources turned on multiplied by
a coefficient R,/(2R,+R,), and the total output voltage on
combining node 529 is the sum of outputs of these four
switches multiplied by the samecoefficient:
RWyt Vs 4V Eq4= 2+ V3 +V4)
32R, —=_ LA:
2R,+Rs
n=.
xn- cos(4nwt + 3)
(4n - 1)(4n + l)x
 
32R,
~ [5x(2R, + Rs)
64R,xAcos(4cot + x Sank,+ Ry)3)
Acos(8«t + =) -
Eq. 4 showsthat, after phase combining, all harmonics
except 4n-th order (n=1, 2, 3, ...) are cancelled. The 4th
harmonic powerdelivered to the load will be
 > RL Sigs Eq.
harmonic ~ (aR, + Be iSa Ri}
This power is maximized when R,=R,/2,
Eq. 6> -(192)(&|
4th harmonic,max ~\ 15 8Rs5
The total available fundamental power from the four signal
sources can be derived as,
Eq. 7 v2 A?Paina = 4x "ns (4|
From Eq. 6 and. Eq. 7, the theoretical maximum funda-
mental-to-4th order harmonic power conversion efficiency
can be derived as
Power Conversion Efficiency = Eq. 8
Puthnarmonicmas _{8N2 )_aharmonicmex _|°N“ |_ 57695.
Pay,fund. 15x
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The minimum fundamental-to-4th order harmonic power
conversion lossis
8yv2~ 1010 v2 
2
= 12.4 dB.15x
This conversionloss is 3 dB lowerthan that resulting from the
linear superposition technique.
Referring to FIG. 6, method 600 for 4x frequency multi-
plication is described. In step 601, a set of input voltages
defined by Eq. 1 and plotted in graphs 604, 605, 606, and 607,
is injected into the signal generation circuit in a phase shifting
step. As can be seen, graph 604is shifted 90° with respect to
graph 607. Graph 605 is shifted 90° with respect to graph 604.
Graph 606 is shifted 90° with respect to graph 605. Graph 607
is shifted 90° with respect to graph 606. In step 602, each of
the set ofinput voltages is mixed with a square waveresulting
in a set of mixed voltages defined by Eq. 3 and plotted in
graphs 608, 609, 610, and 611. In step 603, the set of mixed
voltages are combined and multiplied by a coefficient
32K,
“OR, + Rs"
A ina phase combiningstep resulting in a combined voltage
delivered to a load having a 4th order harmonic frequency.
Referring to FIG. 7, graph 700 includes curve 701. Curve
701 plots the fundamental-to-4th order harmonic powercon-
version loss as a function of R,;/R,. As shown by curve 701,
the conversion loss is minimizedat point 702 when R,;=R,/2.
Referring to FIG. 8, graph 800 includes curve 801. Curve
801 plots the fundamental-to-4th conversion loss versus the
phase shift between the input sine wave and the switch control
voltage. Curve 801 suggests that the quadrature phaserela-
tionship between the input sine wave and the switch control
voltage is the optimal for minimization of conversionloss.
Referring to FIG. 9, graph 900 includes simulated wave-
form 901 of source current flowing through one of the cou-
pling transistors. Simulated waveform 901 containsa rich set
ofharmonics dueto the nonlinear operation of coupling tran-
sistors. After phase combining, all harmonics other than 4n-th
orders (n=1, 2,3...) are cancelled.
Referring to FIG. 10, curve 1001 of graph 1000 plots the
4th order harmonic frequency. Only the signal at the 4th order
harmonic frequency is present at the output because the 8th
and higher order harmonics are attenuated by the frequency
response of the combining network.
Althoughthe tank voltage goes from 0 to VDD, the com-
bining nodeis self-biased at halfVDD and the voltage swing
of the combining node is much smaller due to the phase
combining. Therefore, the gate voltages ofthe coupling tran-
sistors (Mop;.4) do not have to be higher than VDD to turn
on, and additional AC coupling capacitors and a bias network
are not necessary. The combining nodeis a virtual ground to
the fundamental signals in the tank, thus the load resistor R,;
not degradethe tank Q.
Referring to FIG. 11, graph 1100 includes simulated output
power 1101 and output frequency 1102 versus width ratio
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(Wepz/W-). As shown, the size choice of the coupling tran-
sistor results in a trade-offbetween oscillation frequency and
output power. This is due to the factthat a larger size coupling
transistor gives lower on-resistance but moreparasitic capaci-
tance. The width ratio of each of coupling transistors 212,
213, 214, and 215 to each of core transistors 208, 209, 210,
and 211 (W¢p,/W_) of0.75 wasselected in signal generation
circuit 200. Source inductors (L,) 216, 217, 218, and 219
were added to coupling and phase combining network 223.
The primary purpose of adding source inductors (L,) 216,
217, 218, and 219is to resonate out the parasitic capacitance
at 4th harmonic on the combining node, and to increase the
nonlinearity in the switch operation, so that more power can
be generated and delivered to the load at 4th harmonic fre-
quency. This increases the combined 4th-order harmonic
power. Moreover, source inductors 216, 217, 218, and 219
change the phase of the injected current in such a waythatit
is now partially in-phase with the tank voltage.
Referring to FIGS. 12A and 12B by way of example,
source inductor 1201 changes the phase of injected current
(L,,;) 1202. Voltage (Vg) 1203 is the Q-tank voltage and
voltage (V,) 1204is the voltage across source inductor 1201.
Voltage (V;;) 1205 is the gate-to-source voltage of the core
transistor (M¢p,) 1206. Without the source inductor 1201, the
injection current(I,,,;) 1202 will be in-phase with the Q-tank
voltage (Vg) 1203, thus 90 degrees out-of-phase with the
I-tank voltage (V,) 1207. This orthogonalinjection forces the
oscillation frequency to deviate from the tank resonantfre-
quency, thus degrading the phase noise. After adding the
source inductor 1201, the phasorofthe injection current(1,,,,)
1202 shifts toward the phasorofthe ofthe I-tank voltage (V,)
1207. This results in a componentof injection currentthatis
in-phase with the tank voltage, which helps to decouple the
tradeoffbetween quadrature phase accuracy and phasenoise,
thus reducing phase noise.
Referring to FIG. 13, graph 1300 shows the simulated
output power versus source inductance for each induction
band. Bands 1301, 1302, 1303, and 1304 correspond to
source inductors 216, 217, 218, and 219, respectively, ofFIG.
2A.An optimal value of 30 pH was chosen to maximize the
powerin band 1304 having the lowest output power.
Simulated 4th harmonic output powerdelivered to a 50-Q
load resistance is about -10 dBm.This in conjunction with
the assumption that the VCO hassourceresistance of 40-Q
(estimated from the load-pull simulation) and fundamental
signal swing of 1 V results in a power conversion loss of 15
dB. Compared with the analytical conversion loss of 13.3 dB
under the same load condition, the discrepancyis less than 2
dB. This discrepancyis due the parasitic andthetransistors’
non-idealities that were not taken into accountin the simpli-
fied analysis.
Although only 4n-th (n-1, 2, 3, ...) harmonics is generated
at the combining nodein principle, any amplitude or phase
mismatches between the in-phase and quadrature-phasesig-
nals will cause the output power leaking into other undesired
harmonics and lower the 4th harmonic conversionefficiency.
With amplitude mismatch AA and phase mismatch A®. Eq.3
is amended as
US 9,257,939 B1
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Eq.10124 1V, = A-sin(wr) 3 + ay mon(n - Dor a - A¢))
 
. ‘K 1V> = (A-AA)-sinfor — 5 -A¢) xt
 
 24 1,=>) mol sin((2n — 1)(ceor —|
n=l
V3 = A-sin(wt — 7)
 
xt
>} — I sin{(2n - Dor - = -s0)|
V4 = (A = AA)-sia(wr - = - 9]
 
Ly2
 
  nn=») Spay sinl(2n - Donn=1
Referring to FIGS. 14A and 14B,from Eq. 4, Eq. 6, and Eq.
10, the output harmonic power conversion ratio, defined as
harmonic power delivered to the load divided by the total
available fundamental power from the VCO,versus the phase
and amplitude mismatches were analytically simulated. Har-
monic curves 1401, 1402, 1403, 1404, 1405, and 1406 plot
the first, second, third, fourth, fifth, and sixth harmonics,
respectively. Harmonic curves 1402 and 1406 show that the
second and sixth harmonic will be the dominant harmonic
leakage terms in both scenarios where amplitude mismatch
and phase mismatch are presented. The second and sixth
harmonic power greatly increases with a small amplitude
mismatch or phase mismatch, but will eventually saturate.
Even with 6% amplitude mismatch or 2 degree phase mis-
match, the second andsixth harmonic poweris at least 20 dB
lower than the fourth order harmonics power as shown by
harmonics curve 1404. Further, harmonics curve 1404 shows
that the 4th harmonic poweris insensitive to I/Q mismatches
over a large mismatch ranges.
Referring to FIG. 15, signal generation circuit 200 is
implemented in 65-nm bulk CMOS. Layout 1500 is opti-
mized for symmetry to minimize mismatches. Source induc-
tors are implemented using only the top copperlayer, as will
be further described below. Stacking with the aluminum pad
layer for the source inductorsis not practical due to the design
rulerestrictions. The current from the couplingtransistorsis
combined in combining network 1501, as will be further
described below. A 50-ohm Grounded CPW (GCPW) was
implemented at 1502 using the aluminum layer to route the
combined signal to GSG pad 1503 for measurements. In a
preferred embodiment,the overall chip size for layout 1500 is
1000 umx550 um, including bond pads and GSG pad 1503.
Referring to FIG. 16, source inductors 1601, 1602, 1603,
and 1604 have a butterfly style layout connecting to coupling
transistors 1605, 1606, 1607, and 1608, allowing combining
network 1600 to occupy only a relatively small area.
Referring to FIG. 17, W-band measurement setup 1700
includes signal analyzer 1701 connected to diplexer 1702.
Diplexer 1702 is connected to harmonic mixer 1703. Har-
monic mixer 1703 has adapter 1704 and cable 1705 to con-
nect probe 1706.
D-band measurement setup 1707 includes signal analyzer
1708 connected to sub-harmonic mixer 1709. Sub-harmonic
mixer 1709 is connected to signal generator 1710. Sub-har-
monic mixer 1709 has taper 1711, adapter 1712, and cable
1713 to connect probe 1714.
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In a preferred embodiment, each of signal analyzers 1701
and 1708 is an Agilent N9030A PXA Signal Analyzer.
In a preferred embodiment, diplexer 1702 is an OML
DPL26 Diplexer.
In a preferred embodiment, harmonic mixer 1703 is an
Agilent 11970W harmonic mixer.
In a preferred embodiment, signal generator 1710 is an
Agilent E8257D Signal Generator.
Ina preferred embodiment, sub-harmonic mixer 1709 is a
VDI WR6.5 sub-harmonic mixer.
In a preferred embodiment, a VDI WR10 Amplifier Mul-
tiplier Chain, A VDI PM4 Erickson Power Meter, an Agilent
E8361A PNA, and an N5260-60003 Frequency Extension
Module (not shown) were usedto calibrate the power loss in
the measurementsetup including those for the probes, cables,
adapter and mixers.
Referring to FIG. 18, graph 1800 plots the measuredfre-
quency tuning range for all frequency bands generated by
signal generation circuit 200. The bias current for the circuit
wasset to be 20 mA in total except for the “Band 3 high bias”
and “Band 4 high bias” cases in which the bias current was
increased to 30 mA to further extend the frequency tuning as
well as to increase output power and reduce phase noise. The
power consumption varied between 30 and 45 mW from a
1.5-V power supply. The simulated voltages across any two
terminals of transistors are less than 1.2 V. As shown, the
measured signal frequency can be tuned from 85 to 127 GHz
without any gaps. The corresponding tuning range is 39%,
which is 4x higher than that for conventional CMOSsignal
generation circuits with output frequencies over 90 GHz.
Referring to FIG. 19, graph 1900 plots the measuredsignal
output powerofsignal generation circuit 200 after de-embed-
ding the losses ofthe measurementsetup in frequency bands
1901, 1902, 1903, 1904, and 1905, and simulated output
power 1906. The powercalibration has 1-2 dB of uncertain-
ties. The measured signal power on bands 1901, 1902, 1903,
1904, and 1905 is between -15 and -23 dBm overthe output
frequency range. Simulated output power 1906 across all
frequency bands is -7 to -9.5 dBm.The difference between
the measured output power on bands 1901, 1902, 1903, 1904,
and 1905 and simulated output power 1906 is over 10 dB.
This is due to inaccurate device models. Nevertheless, the
lower-than-expected measured output power 1901, 1902,
1903, 1904, and 1905is suitable for rotational spectroscopy
in which output power of -30 dBm is used.
Referring to FIG. 20 by way ofexample, signal generation
circuit 200 was lockedin a phase-locked loop with bandwidth
of 500 kHz for phase noise 2001 measured and plotted on
graph 2000. Phase noise 2001 at a 10-MHzoffset from a
126.9-GHzcarrier (in Band 4) is significantly above instru-
mentnoise floor 2002.
Referring to FIG. 21, measured phase noises 2101, 2102,
2103, 2104, and 2105 are plotted on graph 2100 at 10-MHz
offset across all frequency bands. Measured phase noises
2101, 2102, 2103, 2104, and 2105 varies from -108 to -102
dBe/Hz at 85 to 127 GHz, which is within the rotational
spectroscopy design specification of -88 dBc/Hz@10-MHz
offset for a 120 GHzcarrier.
Table 2 below summaries and compares the performance
of six conventional CMOS millimeter wave signal generation
circuits and signal generation circuit 200.
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Comparison of Signal Generation Circuit to Conventional Circuits
 
Circuits Circuit 1 Cireuit2 Circuit 3 Circuit 4 Circuit 5 Circuit 6 Circuit 200
Technology 65nm 65nm 32mm 65nm 65nm 65nm 65 nm
CMOS CMOS SOI CMOS CMOS CMOS CMOS
Supply Voltage (V) 1.2 1.5 1.2 1 0.8 1.2 1.5
Center Frequency (GHz) 289.5 94.6 102.2 118 100.9 73.8 106.7
Frequency Tuning Range (%) 4.5 5.8 4l 7.8 11.2 44.2” 39.4
DC Power (mW) 3259 9 7.6 5.6 3.5to 84 to 30 to11.9 10.8 45
PN @ 10-MHzoffset? -98 -106 -100.8 -103.9 -104.5 -104.6/ -101.6/
(dBe/Hz) -112.2 -108.2
FOM;™(dBe/Hz) -155.2. -171.2 -164.6 -175.7 -176.5 -184.2/ —-179.3/
-192.2 -185.9
Output Power (dBm) -1.2 -4 to -8© N/A >+28.5 N/A -20 to -25 -15 to -23
PN @ 10-MHzoffset at — — — — — -105 to -107 to
85 to 90 GHz (dBe/Hz) -106 -108
Output Powerat — — — — — lessthan -15
85 to 90 GHz (dBm) -20
Chip Area (mm?) 0.36 0.24 0.0014 0.22 0.0025 0.03 0.55
(core) (core) (core)
4VCO's.
®Q-vVco.
©Phase noises are reported at center frequency. Estimated from 1-MHz offset if 10-MHz offset phase noiseis not reported.
FIR P} + 10tee{PE10 1 mw 
£@)EOMy = PN - 2010 x
©Output buffers are used.
Olt has frequency tuning gap.
Signal generation circuit 200 has a frequency tuning range a tunable differential inductor; and,
which is more than 4x higher compared to conventional 3, a varactor bank connectedto the tunable differential induc-
CMOSsignal generation circuits with center frequency over tor.
90 GHz, and achieves FOM,of -179 to -186 dBe/Hz which 3. The circuit of claim 2, wherein the tunable differential
is more than 4 dB lower than that of conventional CMOS inductor further comprises:
signal generation circuits. Compared with circuit 6, signal a first inductor section;
generation circuit 200 exhibits 2 dB lower phase noise and 5 ,,
dB higher output power while having the same FOM, at the
same output frequencies (85 to 90 GHz) and powerefficiency,
and not have a frequency gap.
Tt will be appreciated by those skilled in the art that modi-
fications can be made to the embodiments disclosed and 4,
a first switch connectedto the first inductor section;
a second inductor section connectedto the first switch;
a second switch connected to the second inductorsection;
a third inductor section connected to the second switch;
a third switch connectedto the third inductor section; and,
remain withinthe inventive concept. Therefore,this invention a fourth inductor section connected to the third switch.
is not limited to the specific embodiments disclosed, but is 4. The circuit of claim 3, wherein the varactor bank is a
intended to cover changes within the scope and spirit of the |3-bit binary varactor bank connected to the fourth inductor
claims. section and the set of core transistors.
The invention claimedis: 4s 9. Thecircuit ofclaim 1, wherein the set ofinputsis a set of
1.A circuit for generating a wide-tuning signal comprising; Voltage sources defined by
a set of wide tuning LC tanks;
a set of core transistors cross coupled to the set of wide ;
tuning LC tanks; Vox + A-sin(wor)
a combining network, coupled to the set ofwide tuning LC 50 Vo_ + A-sin(iot — x)
tanks andthe set of core transistors, further comprising: . 3x
a set of inputs connected to the set of wide tuning LC Mies A ‘snl- =}2
tanks andthe set of core transistors; Vin A-sin(cor — )
a set of coupling transistors connected to the set of 2
inputs; 55
aset of source inductors connected to the set ofcoupling whereA is a signal amplitude, « is a frequency,and tis atime.
transistor8; . 6. The circuit of claim 1, wherein the wide-tuning signal
a coupling capacitor connected to the set of source further comprises a tuning range ofapproximately 90 GHz to
inductor8; . . approximately 150 GHz.a load resistor connected to the coupling capacitor; 60 7. A frequency generator comprising:whereby the combining network generatesa set of quadra- . : i,a signal generation circuit;ture signals from the set of inputs, combinesthe set of
the quadrature signals into the wide-tuningsignal, and a phase-locked loop connected to the signal generation
the wide-tuningsignalis deliveredto the loadresistor as circuit; ; ae
a fourth order harmonic. 65 an amplifier connected to the signal generation circuit;
2. The circuit ofclaim 1, wherein each wide tuning LC tank a frequency doubler connected to the amplifier;
of the set of wide tuning LC tanks further comprises: an antenna connected to the frequency doubler;
US 9,257,939 B1
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the signal generation circuit further comprising:
a set ofwide tuning LC tanks;
a set of core transistors cross coupled to the set of wide
tuning LC tanks;
a set of inputs connected to the set of wide tuning LC
tanks andthe set of core transistors;
a set of coupling transistors connected to the set of
inputs;
a coupling capacitor connected to the set of coupling
transistors;
a load resistor connected to the coupling capacitor;
whereby the set of inputs is combined into afirst signal
delivered to the loadresistor, amplified by the amplifier,
and doubled by the frequency doubler into a second
signal at the antenna.
8. The frequency generator of claim 7, further comprising
a set of source inductors connected to the set of coupling
transistors and the coupling capacitor.
9. The frequency generator of claim 7, wherein the first
signal further comprisesa first tuning range ofapproximately
90 GHz to approximately 150 GHz.
10. The frequency generator of claim 7, wherein thefirst
signal is a fourth order harmonic.
11. The frequency generator of claim 7, Wherein the sec-
ond signal further comprises a second tuning range of
approximately 180 GHz to approximately 300 GHz.
12. The frequency generator of claim 7, wherein each wide
tuning LC tank of the set of wide tuning LC tanks farther
comprises:
a tunable differential inductor; and,
a varactor bank connectedto the tunable differential induc-
tor.
13. The circuit ofchum 12, wherein the tunable differential
inductor further comprises:
a first inductor section;
a first switch connectedto thefirst inductor section;
a second inductor section connected to the first switch;
a second switch connected to the second inductorsection;
a third inductor section connected to the second switch;
a third switch connectedto the third inductor section; and,
a fourth inductor section connected to the third switch.
14. The circuit of claim 13, wherein the varactor bank is a
3-bit binary varactor bank connected to the fourth inductor
section and the set of core transistors.
15. The circuit of claim 7, wherein the set of inputs is a set
of voltage sources defined by
10
me 5
20
25
30
40
45
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Vo, :A-sin(wt)
Vo_: A+ sin(wt — 7)
VitA -sin{ior - =)
Vi tA: sin(wor — =)
whereA is a signal amplitude, w is a frequency, and tis atime.
16. In a circuit comprising a set ofwide tuning LC tanks, a
set of core transistors cross coupled to the set ofwide tuning
LC tanks, a set of inputs connected to the set of wide tuning
LC tanks and the set of core transistors, a set of coupling
transistors connected to the set of inputs, a set of source
inductors connectedto the set of coupling transistors, a cou-
pling capacitor connectedto the set of source inductors, anda
load resistor connected to the coupling capacitor, a method
for generating a signal comprising the stepsof:
injecting a set of voltages into the set of inputs;
mixing each voltage of the set of voltages with a square
waveto create a set of mixed voltages;
combiningthe set ofmixed voltages into a combinedvolt-
age; and,
delivering the combined voltage to the load resistor at a
fourth harmonic frequency.
17. The methodofclaim 16, further comprising the step of
multiplying each voltage of the set of voltages by a coeffi-
cient.
18. The methodofclaim 16, further comprising the step of
defining the set of voltages as
Vo, 2 A-sin(wr)
Vo_: A-sin(wt — x)
Vita -sin{cor - =)
Vi tA: sin(cot — =)
whereA is a signal amplitude, w is a frequency, and tis atime.
19. The methodofclaim 16, further comprising the step of
attenuating a set of frequencies from the combinedvoltage.
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